library ieee;
use ieee.std_logic_1164.all;
entity myand2 is 
port(ina,inb:in std_logic;aband:out std_logic);
end entity myand2;
architecture bool of myand2 is
begin
	aband <= ina and inb;
end architecture bool;





